

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 09-163261

(43)Date of publication of application : 20.06.1997

(51)Int.Cl. H04N 5/45
H04N 5/93

(21)Application number : 07-324545

(71)Applicant : TOSHIBA CORP
TOSHIBA AVE CORP

(22)Date of filing : 13.12.1995


(72)Inventor : YASUKI SEIJIROU
KAIZE TETSUYA

(54) PICTURE DISPLAY DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To attain multiscreen display with easy control without deteriorating picture quality with simple configuration by phase-synchronizing a second system clock used in a second decoding means with a synchronizing signal contained in a first picture signal.

SOLUTION: TV broadcasting wave received by an antenna 23 is supplied to an NTSC decoder 25. A synchronization reproducing circuit 27 generates the system clock CK which is phase-synchronized with a horizontal synchronizing signal H is reproduced by the decoder 25. Picture data recorded in a digital video disk 28 is read, a picture component is supplied to an MPEG 2 decoder 33 and a decoding processing is executed based on the system clock CK so as to be converted into the picture signal. Therefore, the picture signal outputted from the decoder 33 becomes the one which is phase-synchronized with the horizontal synchronizing signal H of the picture signal outputted from the decoder 25.



Machine translation JP9163261

(19)**Publication country**Japan Patent Office (JP)
(12)**Kind of official gazette**Publication of patent applications (A)
(11)**Publication No.**JP,9-163261,A
(43)**Date of Publication**Heisei 9(1997) (1997) June 20
(54)**Title of the Invention**Image display device
(51)**International Patent Classification (6th Edition)**

H04N 5/45

5/93

FI

H04N 5/45

5/93 Z

Request for ExaminationUnrequested

The number of claims 3

Mode of ApplicationOL

Number of Pages7

(21)**Application number**Japanese Patent Application No. 7-324545

(22)**Filing date**Heisei 7(1995) (1995) December 13

(71)**Applicant**

Identification Number000003078

NameToshiba Corp.

Address72, Horikawa-cho, Saiwai-ku, Kawasaki-shi, Kanagawa-ken

(71)**Applicant**

Identification Number000221029

NameToshiba AVE Co., Ltd.

Address3-3-9, Shimbashi, Minato-ku, Tokyo

(72)**Inventor(s)**

NameSeijiro Yasuki

Address8, Shinsugita-cho, Isogo-ku, Yokohama-shi, Kanagawa-ken Inside of the Toshiba Corp.
multimedia technical research center

(72)**Inventor(s)**

NameTetsuya Kaize

Address3-3-9, Shimbashi, Minato-ku, Tokyo Inside of Toshiba AVE Co., Ltd.

(74)**Attorney**


Patent Attorney

NameTakehiko Suzue

Abstract:

PROBLEM TO BE SOLVED: To attain multiscreen display with easy control without deteriorating picture quality with simple configuration by phase-synchronizing a second system clock used in a second decoding means with a synchronizing signal contained in a first picture signal. **SOLUTION:** TV broadcasting wave received by an antenna 23 is supplied to an NTSC decoder 25. A synchronization reproducing circuit 27 generates the system clock CK which is phase-synchronized with a horizontal synchronizing signal H is reproduced by the decoder 25. Picture data recorded in a digital video disk 28 is read, a picture component is supplied to an MPEG 2 decoder 33 and a decoding processing is executed based on the system clock CK so as to be converted into the picture signal. Therefore, the picture signal outputted from the decoder 33 becomes the one which is phase-synchronized with the horizontal synchronizing signal H of the picture signal outputted

from the decoder 25.



JPO Machine translation abstract:

(57) Abstract

SUBJECT This invention provides the image display device which can moreover perform a multi picture display by easy control, without causing degradation of image quality with simple composition.

Means for Solution The 1st decode means 25 that decodes to the 1st picture signal based on 1st clock CK generated from the synchronized signal H contained in the 1st picture signal, The 2nd decode means 33 that decodes based on 2nd clock CK of different frequency from 1st clock CK to the synchronized signal H contained in the 1st picture signal, and the 2nd picture signal containing the synchronized signal H of the same frequency, The synchronous means 27 to which the synchronized signal H contained in the 1st picture signal is made to carry out phase simulation of the 2nd clock CK used by this 2nd decode means 33, It has the image compositing means 26 which generates a signal for multi picture displays by compounding each signal outputted from the 1st and 2nd decode means 25 and 33 to timing based on the synchronized signal H.

Claim(s)

Claim 1 An image display device comprising:

The 1st decode means that generates the 1st system clock based on a synchronized signal contained in the 1st picture signal, and decodes to said 1st picture signal based on this 1st system clock.

The 2nd decode means that decodes to said 2nd picture signal based on the 2nd system clock of frequency which inputs a synchronized signal contained in said 1st picture signal, and the 2nd picture signal containing a synchronized signal of the same frequency, and is different from said 1st system clock.

A synchronous means to which a synchronized signal contained in said 1st picture signal is made to carry out phase simulation of the 2nd system clock used by this 2nd decode means.

An image compositing means which generates a signal for multi picture displays by compounding each signal outputted from said 1st and 2nd decode means to timing based on said synchronized signal.

Claim 2The image display device according to claim 1, wherein said synchronous means carries out phase simulation of said 2nd system clock to a Horizontal Synchronizing signal.

Claim 3The image display device according to claim 2, wherein said 1st system clock has a Horizontal Synchronizing signal 910 times the frequency of said and said 2nd system clock has a Horizontal Synchronizing signal 858 times the frequency of said.

Detailed Description of the Invention

0001

Field of the InventionThe picture signal to which this invention was transmitted, for example by the NTSC (National Television System Committee) method, It is related with the image display device for carrying out the multi picture display of the picture signal read in DVD (Digital Video Disc) on the same screen.

0002

Description of the Prior ArtAs everyone knows, in recent years, the recording and reproducing system using the recording medium called what is called a DVD which performs compression processing to the digitized dynamic image signal based on progress of the treatment technique of a digital signal and semiconductor technology, and was made to carry out high density recording to an optical disc has been developed. This DVD is the large capacity recording medium whose accommodation of the digital data of 5 G bytes of one side was enabled at the present CD (Compact Disc) and the disk of the equal diameter. Future development is expected very much.

0003Drawing 6 shows the reproducing system of this DVD. That is, DVD player 11 shown with the numerals 11 in a figure equipped with DVD12 via the tray 11a provided enabling horizontally free in-and-out, and has changed into the picture signal of NTSC system the image data obtained by performing the reproduction. And image display of the picture signal of the NTSC system outputted from this DVD player 11 comes to be carried out by supplying the television set 14 of a standard method via the cable 13.

0004As a reproducing system of this DVD12, as shown in drawing 7, the thing of the type which makes the portion of DVD player 11 build in the television set 14 is also considered. Since the portion and the television set 14 of DVD player 11 can share a part of hardware if it does in this way, it can be made advantageous on composition and economy.

0005Drawing 8 shows the details of this DVD player 11. That is, DVD12 is in the state rotated based on control of the disk controller 15, and the recorded digital image data is read via the optical pick-up 16. After the digital image data read with this optical pick-up 16 is supplied to the data conversion circuit 17 and changed into the Digital Stream signal of a predetermined format, it is supplied to the program stream decoder 18.

0006This program stream decoder 18 separates the voice component and image component by which Time Division Multiplexing was carried out into the inputted stream, A voice component is outputted to the audio decoder 19, and the image component is outputted to the MPEG(Moving Picture Image Coding Experts Group) 2 decoder 20. And the voice data and the image data to which decoding was performed by this audio decoder 18 and MPEG2 decoder 20, By supplying NTSC encoder 21 and performing encoding processing, it is changed into the picture signal of NTSC system, and is sent out to the above-mentioned cable 13 via the output terminal 22.

0007By the way, in the above reproducing systems of DVD12. Decoding is performed by the audio decoder 19 and MPEG2 decoder 20 to the data read in DVD12, While causing degradation of image quality since decoding and encoding processing are repeated as NTSC decoding is performed within the television set 14 after encoding processing is performed with NTSC encoder 21, a composition top also has the inconvenience of becoming disadvantageous.

0008It is not used only in order to display the picture signal outputted from DVD player 11 as the

above-mentioned television set 14, and also in order to receive and carry out image display of the picture signal currently broadcast by usual by the standard (NTSC) method, naturally it is used. That is, both the picture signal outputted from DVD player 11 and the received picture signal will be supplied to this television set 14.

0009Then, as shown in drawing 9 with a natural thing, the picture signal outputted from DVD player 11 and the received picture signal are compounded, For example, the thing **making a multi picture display perform to the television set 14 so that it may display conversely** comes to be required so that the picture signal outputted from DVD player 11 may be displayed as the parent screen A and the received picture signal may be displayed as the small screen B.

0010However, the signal which decoded the picture signal read in DVD12, In order to compound the signal which decoded the picture signal of the received NTSC system and to carry out a multi picture display simultaneously, the synthetic circuit of the picture which was adapted for each picture was needed, and the problem that it is necessary to perform complicated control has arisen.

0011For example, in order to decode the picture signal of NTSC system, the clock which has 4 times as much frequency $4f_{sc}=14.3\text{MHz}$ as the chrominance subcarrier frequency f_{sc} is usually used, but. In order to decode the picture signal read in DVD12, the clock which has the frequency of 13.5 MHz is used. For this reason, complicated control is needed in order to compound both picture signals.

0012

Problem(s) to be Solved by the InventionAs mentioned above, in the reproducing system of the conventional DVD. Since decoding and encoding processing are repeated to the data read in DVD, while causing degradation of image quality, In order to compound the picture signal which decoded the signal read in DVD, and the signal which decoded the picture signal of the received NTSC system and to carry out a multi picture display simultaneously, it has the problem that it is necessary to perform complicated control.

0013Then, this invention was made in consideration of the above-mentioned situation, and an object of an invention is to provide the very good image display device which can moreover perform a multi picture display by easy control, without causing degradation of image quality with simple composition.

0014

Means for Solving the ProblemThe 1st decode means that an image display device concerning this invention generates the 1st system clock based on a synchronized signal contained in the 1st picture signal, and decodes to the 1st picture signal based on this 1st system clock, A synchronized signal contained in the 1st picture signal and the 2nd picture signal containing a synchronized signal of the same frequency are inputted, The 2nd decode means that decodes to the 2nd picture signal based on the 2nd system clock of different frequency from the 1st system clock, A synchronous means to which a synchronized signal contained in the 1st picture signal is made to carry out phase simulation of the 2nd system clock used by this 2nd decode means, By compounding each signal outputted from the 1st and 2nd decode means to timing based on a synchronized signal, it has an image compositing means which generates a signal for multi picture displays.

0015Moreover, a multi picture display can be performed by easy control, without causing degradation of image quality with simple composition, since it was made to carry out phase simulation of the 2nd system clock used by the 2nd decode means to a synchronized signal contained in the 1st picture signal according to the above composition.

0016

Embodiment of the InventionHereafter, this embodiment of the invention is described in detail with reference to Drawings. In drawing 1, the Television Sub-Division broadcast wave received with the antenna 23 is taken out as a baseband signal of NTSC system, when the tuner 24 is supplied and a desired channel tunes in. The baseband signal outputted from this tuner 24 is changed into a picture signal by supplying NTSC decoder 25 and performing decoding.

0017In this case, in NTSC decoder 25, the chrominance subcarrier f_{sc} is reproduced from the color burst ingredient of the inputted baseband signal, system clock CK which has those 4 times as many frequency $4f_{sc}=14.3\text{MHz}$ is generated, and decoding of a baseband signal is performed. This NTSC decoder 25 is also performing simultaneously reproducing Horizontal Synchronizing signal H and

Vertical Synchronizing signal V from the inputted baseband signal. And both picture signals, Horizontal Synchronizing signals H, Vertical Synchronizing signals V, and system clock CK that were reproduced by this NTSC decoder 25 are supplied to the image compositing circuit 26.

0018Horizontal Synchronizing signal H and Vertical Synchronizing signal V which were reproduced by above-mentioned NTSC decoder 25 are supplied to the synchronous reproduction circuit 27. This synchronous reproduction circuit 27 is generating system clock CK which has the frequency of 13.5 MHz required in order to decode to the digital image data in which the phase synchronized with Horizontal Synchronizing signal H and Vertical Synchronizing signal V which were inputted, and which is read in DVD28.

0019On the other hand, this DVD28 is in the state rotated based on control of the disk controller 29, and that recorded digital image data is read via the optical pick-up 30. After the digital image data read with this optical pick-up 30 is supplied to the data conversion circuit 31 and changed into the Digital Stream signal of a predetermined format, it is supplied to the program stream decoder 32.

0020This program stream decoder 32 has separated the voice component and image component by which Time Division Multiplexing was carried out into the inputted stream based on 13.5-MHz system clock CK generated in the above-mentioned synchronous reproduction circuit 27. In drawing 1, only the image component is shown and it is omitting about the voice component. And the image component outputted from the program stream decoder 32 is supplied to MPEG2 decoder 33, and is changed into a picture signal by performing decoding processing based on 13.5-MHz system clock CK generated in the above-mentioned synchronous reproduction circuit 27.

0021For this reason, the picture signal outputted from MPEG2 decoder 33 becomes what carried out phase simulation to Horizontal Synchronizing signal H of the picture signal outputted from NTSC decoder 25. That is, the recorded picture is restored by controlling DVD28 by the disk controller 29 and FIFO (First In First Out) which were built in MPEG2 decoder 33 and which is not illustrated.

0022By then, 13.5-MHz system clock CK which carried out phase simulation to Horizontal Synchronizing signal H of the picture signal outputted from NTSC decoder 25. DVD28 can be reproduced without adding hardware etc. by operating the disk controller 29 and MPEG2 decoder 33.

0023In this MPEG2 decoder 33, it is also performing simultaneously reproducing Horizontal Synchronizing signal H and Vertical Synchronizing signal V from the inputted image component. And both the picture signal, Horizontal Synchronizing signal H and Vertical Synchronizing signal V which were reproduced by this MPEG2 decoder 33, and system clock CK generated in the synchronous reproduction circuit 27 are supplied to the image compositing circuit 26.

0024As for the above-mentioned data conversion circuit 31, the program stream decoder 32, and MPEG2 decoder 33, the operation is controlled by the system controller 34. And the described image synthetic circuit 26 compounds the picture signal outputted from NTSC decoder 25, and the picture signal outputted from MPEG2 decoder 33, and is outputting it to the monitor 35.

0025Drawing 2 shows the details of the above-mentioned synchronous reproduction circuit 27. Namely, 13.5-MHz system clock CK outputted from VCO(Voltage Controlled Oscillator) 36, While being outputted to the above-mentioned program stream decoder 32 and MPEG2 decoder 33 via the output terminal 37, the counter 38 is supplied and dividing is carried out to the frequency of Horizontal Synchronizing signal H.

0026The phase comparison of system clock CK by which dividing was carried out at this counter 38 is carried out to Horizontal Synchronizing signal H which was supplied to the phase comparison circuit 39 and supplied to the input terminal 40, and that phase error ingredient is outputted to the loop filter 41. And this loop filter 41 generates the direct current voltage corresponding to the inputted phase error ingredient, and 13.5-MHz system clock CK which carried out phase simulation to Horizontal Synchronizing signal H comes to be obtained by controlling the oscillating frequency of above-mentioned VCO36.

0027Although the phase simulation of 13.5-MHz system clock CK was taken in the above-mentioned synchronous reproduction circuit 27 using Horizontal Synchronizing signal H acquired from NTSC decoder 25, even if this uses the chrominance subcarrier fsc, it becomes possible. In this case, 14.3-MHz system clock CK generated by NTSC decoder 25, 13.5-MHz system clock CK equal 910 times of the frequency Fh of Horizontal Synchronizing signal H and used by MPEG2

decoder 33, The signal which carried out 910 dividing of 14.3-MHz system clock CK generated by NTSC decoder 25 since it was equal **the frequency Fh of Horizontal Synchronizing signal H** 858 times, Phase simulation can be taken by carrying out 858 dividing of 13.5-MHz system clock CK used by MPEG2 decoder 33, and carrying out the phase comparison of the signal.

0028Next, drawing 3 shows an example of the described image synthetic circuit 26. The picture signal with which the image compositing circuit 26 shown in this drawing 3 is outputted from NTSC decoder 25, The picture signal outputted from MPEG2 decoder 33 is compressed horizontally, respectively, and the image compositing means in the case of making it display on each field which divided the same screen top into two equally horizontally, respectively is shown.

0029That is, the picture signal outputted from NTSC decoder 25 is written in the memory 43 via the input terminal 42. The picture signal outputted from MPEG2 decoder 33 is written in the memory 45 via the input terminal 44. These memories 43 and 45 have the capacity which all memorizes the data volume for the horizontal pixel number of a picture signal, and writing and read-out of a picture signal are performed based on the timing signal outputted from the controller 46.

0030This controller 46 is generating the above-mentioned timing signal based on Horizontal Synchronizing signal H supplied to the input terminal 47. Although the frequency of system clock CK of the picture signal supplied to the input terminal 42 is 14.3 MHz and the frequency of system clock CK of the picture signal supplied to the input terminal 44 is 13.5 MHz, Since phase simulation of both system clock CK is carried out, respectively, the relative topology relation of Horizontal Synchronizing signal H is always constant. For this reason, in the memories 43 and 45, both images are compoundable by writing in in the timing of Horizontal Synchronizing signal H, and reading in the timing of same Horizontal Synchronizing signal H.

0031And with the changeover switch 48 controlled by the controller 46, the picture signal read from both the memories 43 and 45 is selectively taken out by the output terminal 49, and is outputted to said monitor 35. In this case, the picture signal led to the output terminal 49 via the changeover switch 48 since the read timing from both the memories 43 and 45 synchronizes, It becomes that by which two picture signals were compounded horizontally, and the picture signal outputted from NTSC decoder 25 and the picture signal outputted from MPEG2 decoder 33 come to be displayed on each field which divided the screen of the monitor 35 into two equally horizontally, respectively.

0032Drawing 4 shows other examples of the described image synthetic circuit 26. The image compositing circuit 26 shown in this drawing 4 displays the picture signal outputted from NTSC decoder 25 on the monitor 35 as a parent screen, The image compositing means in the case of displaying the picture signal outputted from MPEG2 decoder 33 all over this parent screen as a small screen, or making that reverse display perform is shown.

0033That is, the picture signal outputted from NTSC decoder 25 is supplied to the switching circuit 51 via the input terminal 50. The picture signal outputted from MPEG2 decoder 33 is supplied to the switching circuit 51 via the input terminal 52. While this switching circuit 51 leads directly the picture signal supplied to the input terminal 50 to the changeover switch 53, While leading directly the 1st change state that leads the picture signal supplied to the input terminal 52 to the changeover switch 53 via the memory 54, and the picture signal supplied to the input terminal 52 to the changeover switch 53, It is controlled by the 2nd change state that leads the picture signal supplied to the input terminal 50 to the changeover switch 53 via the memory 54.

0034And the change of such a switching circuit 51, the change of the changeover switch 53, the write-in read operation of the memory 54, etc. are controlled by the controller 56 driven based on Horizontal Synchronizing signal H supplied to the input terminal 55. For this reason, compound a picture signal so that the picture signal which used as the parent screen the picture signal supplied to the input terminal 50, and was supplied to the input terminal 52 may be used as a small screen, or. A picture signal can be compounded so that the picture signal which used as the parent screen the picture signal supplied to the input terminal 52, and was supplied to the input terminal 50 may be used as a small screen, and it can output to the monitor 35 from the output terminal 57.

0035When an asynchronous picture was originally combined, in consideration of the synchronous relative relation of each picture, needed to change control, but. As mentioned above, a picture is compoundable with very easy composition by carrying out phase simulation of system clock CK of the treating part which decodes each picture beforehand.

0036 Thus, as for the media through a package, the digital broadcasting for which the present broadcast tends to transmit a digital signal by a broadcast wave directly independently is examined independently from now on. At this digital broadcasting, it becomes possible to transmit many channels at once by carrying out Time Division Multiplexing of the compressed picture with the picture into which two or more channels were compressed. And the digital broadcasting decoder currently examined as mentioned above and a DVD player, There are many portions common to composition, and as mentioned above, the television set with a built-in DVD player can reduce hardware scales substantially by considering it as the television set which digital broadcasting can also receive.

0037 Drawing 5 shows the television set which can perform both reception of such digital broadcasting, and reproduction of DVD. That is, the digital broadcasting wave received with the antenna 58 is supplied to the tuner 59, and is changed into a baseband signal. Since the abnormal conditions of QPSK (Quadrature Phase Shift Keying) etc. are usually performed to the baseband signal outputted from this tuner 59, it has changed into the binary signal from the multi valued signal by the demodulator circuit 60.

0038 And since multiplex of **two or more channels** is carried out, the digital signal changed into the binary signal in the demodulator circuit 60 is divided into an image component and a voice component after the signal of a predetermined channel is extracted by the transport stream decoder 61. Among these, sound reproduction is presented with a voice component by the loudspeaker 64, after the audio decoder 63 is supplied via the changeover switch 62 and decoding is performed.

0039 The clock reproduction circuit 66 where a described image ingredient is supplied to MPEG2 decoder 65 and the clock reproduction circuit 66, respectively is generating 13.5-MHz system clock CK required for decoding of the inputted image component. And by performing decoding based on system clock CK to the inputted image component, MPEG2 decoder 65 generates a picture signal, Horizontal Synchronizing signal H, and Vertical Synchronizing signal V, respectively, and is outputting them to the image compositing circuit 67. System clock CK outputted from the clock reproduction circuit 66 is also supplied to the image compositing circuit 67.

0040 On the other hand, the numerals 68 are DVDs, it is in the state rotated based on control of the disk controller 69, and the recorded digital image data is read via the optical pick-up 70. After the digital image data read with this optical pick-up 70 is supplied to the data conversion circuit 71 and changed into the Digital Stream signal of a predetermined format, it is supplied to the program stream decoder 72.

0041 This program stream decoder 72 has separated the voice component and image component by which Time Division Multiplexing was carried out into the inputted stream based on 13.5-MHz system clock CK generated in the above-mentioned clock reproduction circuit 66. Among these, a voice component is supplied to the audio decoder 63 via the above-mentioned changeover switch 62, and sound reproduction is presented with it. By supplying an image component to MPEG2 decoder 73, and performing decoding processing based on 13.5-MHz system clock CK generated in the above-mentioned clock reproduction circuit 66, A picture signal, Horizontal Synchronizing signal H, and Vertical Synchronizing signal V are generated, respectively, and are outputted to the image compositing circuit 67.

0042 And the described image synthetic circuit 67 compounds each picture signal outputted from MPEG2 decoders 65 and 73 to multi picture displays, outputs it to the monitor 74, and it is made to carry out image display. That is, in the television set which reproduces digital broadcasting and DVD68 simultaneously, 13.5-MHz system clock CK generated from the digital broadcasting wave can be used for reproduction of DCD68 as it is, and hardware scales can be reduced substantially. This invention is not limited to the above-mentioned embodiment, in the range which does not deviate from that gist in this outside, can change variously and can be carried out.

0043

Effect of the Invention The very good image display device which can moreover perform a multi picture display by easy control can be provided without causing degradation of image quality with simple composition according to this invention, as explained in full detail above.

Field of the InventionThe picture signal to which this invention was transmitted, for example by the NTSC (National Television System Committee) method, It is related with the image display device for carrying out the multi picture display of the picture signal read in DVD (Digital Video Disc) on the same screen.

Description of the Prior ArtAs everyone knows, in recent years, the recording and reproducing system using the recording medium called what is called a DVD which performs compression processing to the digitized dynamic image signal based on progress of the treatment technique of a digital signal and semiconductor technology, and was made to carry out high density recording to an optical disc has been developed. It is the large capacity recording medium whose accommodation of the digital data of 5 G bytes of one side this DVD enabled at the present CD (Compact Disc) and the disk of the equal diameter, and future development is expected very much.

0003Drawing 6 shows the reproducing system of this DVD. That is, DVD player 11 shown with the numerals 11 in a figure equipped with DVD12 via the tray 11a provided enabling horizontally free in-and-out, and has changed into the picture signal of NTSC system the image data obtained by performing the reproduction. And image display of the picture signal of the NTSC system outputted from this DVD player 11 comes to be carried out by supplying the television set 14 of a standard method via the cable 13.

0004As a reproducing system of this DVD12, as shown in drawing 7, the thing of the type which makes the portion of DVD player 11 build in the television set 14 is also considered. Since the portion and the television set 14 of DVD player 11 can share a part of hardware if it does in this way, it can be made advantageous on composition and economy.

0005Drawing 8 shows the details of this DVD player 11. That is, DVD12 is in the state rotated based on control of the disk controller 15, and the recorded digital image data is read via the optical pick-up 16. After the digital image data read with this optical pick-up 16 is supplied to the data conversion circuit 17 and changed into the Digital Stream signal of a predetermined format, it is supplied to the program stream decoder 18.

0006This program stream decoder 18 separates the voice component and image component by which Time Division Multiplexing was carried out into the inputted stream, A voice component is outputted to the audio decoder 19, and the image component is outputted to the MPEG(Moving Picture Image Coding Experts Group) 2 decoder 20. And the voice data and the image data to which decoding was performed by this audio decoder 18 and MPEG2 decoder 20, By supplying NTSC encoder 21 and performing encoding processing, it is changed into the picture signal of NTSC system, and is sent out to the above-mentioned cable 13 via the output terminal 22.

0007By the way, in the above reproducing systems of DVD12. Decoding is performed by the audio decoder 19 and MPEG2 decoder 20 to the data read in DVD12, While causing degradation of image quality since decoding and encoding processing are repeated as NTSC decoding is performed within the television set 14 after encoding processing is performed with NTSC encoder 21, a composition top also has the inconvenience of becoming disadvantageous.

0008It is not used only in order to display the picture signal outputted from DVD player 11 as the above-mentioned television set 14, and also in order to receive and carry out image display of the picture signal currently broadcast by usual by the standard (NTSC) method, naturally it is used. That is, both the picture signal outputted from DVD player 11 and the received picture signal will be supplied to this television set 14.

0009Then, as shown in drawing 9 with a natural thing, the picture signal outputted from DVD player 11 and the received picture signal are compounded, For example, the thing **making a multi picture display perform to the television set 14 so that it may display conversely** comes to be required so that the picture signal outputted from DVD player 11 may be displayed as the parent screen A and the received picture signal may be displayed as the small screen B.

0010However, the signal which decoded the picture signal read in DVD12, In order to compound the signal which decoded the picture signal of the received NTSC system and to carry out a multi picture display simultaneously, the synthetic circuit of the picture which was adapted for each picture was needed, and the problem that it is necessary to perform complicated control has

arisen.

0011For example, in order to decode the picture signal of NTSC system, the clock which has 4 times as much frequency $4f_{sc}=14.3\text{MHz}$ as the chrominance subcarrier frequency f_{sc} is usually used, but. In order to decode the picture signal read in DVD12, the clock which has the frequency of 13.5 MHz is used. For this reason, complicated control is needed in order to compound both picture signals.

Effect of the InventionThe very good image display device which can moreover perform a multi picture display by easy control can be provided without causing degradation of image quality with simple composition according to this invention, as explained in full detail above.

Problem(s) to be Solved by the InventionAs mentioned above, in the reproducing system of the conventional DVD. Since decoding and encoding processing are repeated to the data read in DVD, while causing degradation of image quality, In order to compound the picture signal which decoded the signal read in DVD, and the signal which decoded the picture signal of the received NTSC system and to carry out a multi picture display simultaneously, it has the problem that it is necessary to perform complicated control.

0013Then, this invention was made in consideration of the above-mentioned situation, and an object of an invention is to provide the very good image display device which can moreover perform a multi picture display by easy control, without causing degradation of image quality with simple composition.

Means for Solving the ProblemThe 1st decode means that an image display device concerning this invention generates the 1st system clock based on a synchronized signal contained in the 1st picture signal, and decodes to the 1st picture signal based on this 1st system clock, A synchronized signal contained in the 1st picture signal and the 2nd picture signal containing a synchronized signal of the same frequency are inputted, The 2nd decode means that decodes to the 2nd picture signal based on the 2nd system clock of different frequency from the 1st system clock, A synchronous means to which a synchronized signal contained in the 1st picture signal is made to carry out phase simulation of the 2nd system clock used by this 2nd decode means, By compounding each signal outputted from the 1st and 2nd decode means to timing based on a synchronized signal, it has an image compositing means which generates a signal for multi picture displays.

0015Moreover, a multi picture display can be performed by easy control, without causing degradation of image quality with simple composition, since it was made to carry out phase simulation of the 2nd system clock used by the 2nd decode means to a synchronized signal contained in the 1st picture signal according to the above composition.

0016

Embodiment of the InventionHereafter, this embodiment of the invention is described in detail with reference to Drawings. In drawing 1, the Television Sub-Division broadcast wave received with the antenna 23 is taken out as a baseband signal of NTSC system, when the tuner 24 is supplied and a desired channel tunes in. The baseband signal outputted from this tuner 24 is changed into a picture signal by supplying NTSC decoder 25 and performing decoding.

0017In this case, in NTSC decoder 25, the chrominance subcarrier f_{sc} is reproduced from the color burst ingredient of the inputted baseband signal, system clock CK which has those 4 times as many frequency $4f_{sc}=14.3\text{MHz}$ is generated, and decoding of a baseband signal is performed. This NTSC decoder 25 is also performing simultaneously reproducing Horizontal Synchronizing signal H and Vertical Synchronizing signal V from the inputted baseband signal. And both picture signals, Horizontal Synchronizing signals H, Vertical Synchronizing signals V, and system clock CK that were reproduced by this NTSC decoder 25 are supplied to the image compositing circuit 26.

0018Horizontal Synchronizing signal H and Vertical Synchronizing signal V which were reproduced by above-mentioned NTSC decoder 25 are supplied to the synchronous reproduction circuit 27. This synchronous reproduction circuit 27 is generating system clock CK which has the frequency of 13.5 MHz required in order to decode to the digital image data in which the phase synchronized with Horizontal Synchronizing signal H and Vertical Synchronizing signal V which were inputted, and which is read in DVD28.

0019On the other hand, this DVD28 is in the state rotated based on control of the disk controller 29, and that recorded digital image data is read via the optical pick-up 30. After the digital image data read with this optical pick-up 30 is supplied to the data conversion circuit 31 and changed into the Digital Stream signal of a predetermined format, it is supplied to the program stream decoder 32.

0020This program stream decoder 32 has separated the voice component and image component by which Time Division Multiplexing was carried out into the inputted stream based on 13.5-MHz system clock CK generated in the above-mentioned synchronous reproduction circuit 27. In drawing 1, only the image component is shown and it is omitting about the voice component. And the image component outputted from the program stream decoder 32 is supplied to MPEG2 decoder 33, and is changed into a picture signal by performing decoding processing based on 13.5-MHz system clock CK generated in the above-mentioned synchronous reproduction circuit 27.

0021For this reason, the picture signal outputted from MPEG2 decoder 33 becomes what carried out phase simulation to Horizontal Synchronizing signal H of the picture signal outputted from NTSC decoder 25. That is, the recorded picture is restored by controlling DVD28 by the disk controller 29 and FIFO (First In First Out) which were built in MPEG2 decoder 33 and which is not illustrated.

0022By then, 13.5-MHz system clock CK which carried out phase simulation to Horizontal Synchronizing signal H of the picture signal outputted from NTSC decoder 25. DVD28 can be reproduced without adding hardware etc. by operating the disk controller 29 and MPEG2 decoder 33.

0023In this MPEG2 decoder 33, it is also performing simultaneously reproducing Horizontal Synchronizing signal H and Vertical Synchronizing signal V from the inputted image component. And both the picture signal, Horizontal Synchronizing signal H and Vertical Synchronizing signal V which were reproduced by this MPEG2 decoder 33, and system clock CK generated in the synchronous reproduction circuit 27 are supplied to the image compositing circuit 26.

0024As for the above-mentioned data conversion circuit 31, the program stream decoder 32, and MPEG2 decoder 33, the operation is controlled by the system controller 34. And the described image synthetic circuit 26 compounds the picture signal outputted from NTSC decoder 25, and the picture signal outputted from MPEG2 decoder 33, and is outputting it to the monitor 35.

0025Drawing 2 shows the details of the above-mentioned synchronous reproduction circuit 27. Namely, 13.5-MHz system clock CK outputted from VCO(Voltage Controlled Oscillator) 36, While being outputted to the above-mentioned program stream decoder 32 and MPEG2 decoder 33 via the output terminal 37, the counter 38 is supplied and dividing is carried out to the frequency of Horizontal Synchronizing signal H.

0026The phase comparison of system clock CK by which dividing was carried out at this counter 38 is carried out to Horizontal Synchronizing signal H which was supplied to the phase comparison circuit 39 and supplied to the input terminal 40, and that phase error ingredient is outputted to the loop filter 41. And this loop filter 41 generates the direct current voltage corresponding to the inputted phase error ingredient, and 13.5-MHz system clock CK which carried out phase simulation to Horizontal Synchronizing signal H comes to be obtained by controlling the oscillating frequency of above-mentioned VCO36.

0027Although the phase simulation of 13.5-MHz system clock CK was taken in the above-mentioned synchronous reproduction circuit 27 using Horizontal Synchronizing signal H acquired from NTSC decoder 25, even if this uses the chrominance subcarrier fsc, it becomes possible. In this case, 14.3-MHz system clock CK generated by NTSC decoder 25, 13.5-MHz system clock CK equal 910 times of the frequency Fh of Horizontal Synchronizing signal H and used by MPEG2 decoder 33, The signal which carried out 910 dividing of 14.3-MHz system clock CK generated by NTSC decoder 25 since it was equal **the frequency Fh of Horizontal Synchronizing signal H** 858 times, Phase simulation can be taken by carrying out 858 dividing of 13.5-MHz system clock

CK used by MPEG2 decoder 33, and carrying out the phase comparison of the signal.

0028Next, drawing 3 shows an example of the described image synthetic circuit 26. The picture signal with which the image compositing circuit 26 shown in this drawing 3 is outputted from NTSC decoder 25, The picture signal outputted from MPEG2 decoder 33 is compressed horizontally, respectively, and the image compositing means in the case of making it display on each field which divided the same screen top into two equally horizontally, respectively is shown.

0029That is, the picture signal outputted from NTSC decoder 25 is written in the memory 43 via the input terminal 42. The picture signal outputted from MPEG2 decoder 33 is written in the memory 45 via the input terminal 44. These memories 43 and 45 have the capacity which all memorizes the data volume for the horizontal pixel number of a picture signal, and writing and read-out of a picture signal are performed based on the timing signal outputted from the controller 46.

0030This controller 46 is generating the above-mentioned timing signal based on Horizontal Synchronizing signal H supplied to the input terminal 47. Although the frequency of system clock CK of the picture signal supplied to the input terminal 42 is 14.3 MHz and the frequency of system clock CK of the picture signal supplied to the input terminal 44 is 13.5 MHz, Since phase simulation of both system clock CK is carried out, respectively, the relative topology relation of Horizontal Synchronizing signal H is always constant. For this reason, in the memories 43 and 45, both images are compoundable by writing in in the timing of Horizontal Synchronizing signal H, and reading in the timing of same Horizontal Synchronizing signal H.

0031And with the changeover switch 48 controlled by the controller 46, the picture signal read from both the memories 43 and 45 is selectively taken out by the output terminal 49, and is outputted to said monitor 35. In this case, the picture signal led to the output terminal 49 via the changeover switch 48 since the read timing from both the memories 43 and 45 synchronizes, It becomes that by which two picture signals were compounded horizontally, and the picture signal outputted from NTSC decoder 25 and the picture signal outputted from MPEG2 decoder 33 come to be displayed on each field which divided the screen of the monitor 35 into two equally horizontally, respectively.

0032Drawing 4 shows other examples of the described image synthetic circuit 26. The image compositing circuit 26 shown in this drawing 4 displays the picture signal outputted from NTSC decoder 25 on the monitor 35 as a parent screen, The image compositing means in the case of displaying the picture signal outputted from MPEG2 decoder 33 all over this parent screen as a small screen, or making that reverse display perform is shown.

0033That is, the picture signal outputted from NTSC decoder 25 is supplied to the switching circuit 51 via the input terminal 50. The picture signal outputted from MPEG2 decoder 33 is supplied to the switching circuit 51 via the input terminal 52. While this switching circuit 51 leads directly the picture signal supplied to the input terminal 50 to the changeover switch 53, While leading directly the 1st change state that leads the picture signal supplied to the input terminal 52 to the changeover switch 53 via the memory 54, and the picture signal supplied to the input terminal 52 to the changeover switch 53, It is controlled by the 2nd change state that leads the picture signal supplied to the input terminal 50 to the changeover switch 53 via the memory 54.

0034And the change of such a switching circuit 51, the change of the changeover switch 53, the write-in read operation of the memory 54, etc. are controlled by the controller 56 driven based on Horizontal Synchronizing signal H supplied to the input terminal 55. For this reason, compound a picture signal so that the picture signal which used as the parent screen the picture signal supplied to the input terminal 50, and was supplied to the input terminal 52 may be used as a small screen, or. A picture signal can be compounded so that the picture signal which used as the parent screen the picture signal supplied to the input terminal 52, and was supplied to the input terminal 50 may be used as a small screen, and it can output to the monitor 35 from the output terminal 57.

0035When an asynchronous picture was originally combined, in consideration of the synchronous relative relation of each picture, needed to change control, but. As mentioned above, a picture is compoundable with very easy composition by carrying out phase simulation of system clock CK of the treating part which decodes each picture beforehand.

0036Thus, as for the media through a package, the digital broadcasting for which the present broadcast tends to transmit a digital signal by a broadcast wave directly independently is examined independently from now on. At this digital broadcasting, it becomes possible to transmit many

channels at once by carrying out Time Division Multiplexing of the compressed picture with the picture into which two or more channels were compressed. And the digital broadcasting decoder currently examined as mentioned above and a DVD player, There are many portions common to composition, and as mentioned above, the television set with a built-in DVD player can reduce hardware scales substantially by considering it as the television set which digital broadcasting can also receive.

0037 Drawing 5 shows the television set which can perform both reception of such digital broadcasting, and reproduction of DVD. That is, the digital broadcasting wave received with the antenna 58 is supplied to the tuner 59, and is changed into a baseband signal. Since the abnormal conditions of QPSK (Quadrature Phase Shift Keying) etc. are usually performed to the baseband signal outputted from this tuner 59, it has changed into the binary signal from the multi valued signal by the demodulator circuit 60.

0038 And since multiplex of two or more channels is carried out, the digital signal changed into the binary signal in the demodulator circuit 60 is divided into an image component and a voice component after the signal of a predetermined channel is extracted by the transport stream decoder 61. Among these, sound reproduction is presented with a voice component by the loudspeaker 64, after the audio decoder 63 is supplied via the changeover switch 62 and decoding is performed.

0039 The clock reproduction circuit 66 where a described image ingredient is supplied to MPEG2 decoder 65 and the clock reproduction circuit 66, respectively is generating 13.5-MHz system clock CK required for decoding of the inputted image component. And by performing decoding based on system clock CK to the inputted image component, MPEG2 decoder 65 generates a picture signal, Horizontal Synchronizing signal H, and Vertical Synchronizing signal V, respectively, and is outputting them to the image compositing circuit 67. System clock CK outputted from the clock reproduction circuit 66 is also supplied to the image compositing circuit 67.

0040 On the other hand, the numerals 68 are DVDs, it is in the state rotated based on control of the disk controller 69, and the recorded digital image data is read via the optical pick-up 70. After the digital image data read with this optical pick-up 70 is supplied to the data conversion circuit 71 and changed into the Digital Stream signal of a predetermined format, it is supplied to the program stream decoder 72.

0041 This program stream decoder 72 has separated the voice component and image component by which Time Division Multiplexing was carried out into the inputted stream based on 13.5-MHz system clock CK generated in the above-mentioned clock reproduction circuit 66. Among these, a voice component is supplied to the audio decoder 63 via the above-mentioned changeover switch 62, and sound reproduction is presented with it. By supplying an image component to MPEG2 decoder 73, and performing decoding processing based on 13.5-MHz system clock CK generated in the above-mentioned clock reproduction circuit 66, A picture signal, Horizontal Synchronizing signal H, and Vertical Synchronizing signal V are generated, respectively, and are outputted to the image compositing circuit 67.

0042 And the described image synthetic circuit 67 compounds each picture signal outputted from MPEG2 decoders 65 and 73 to multi picture displays, outputs it to the monitor 74, and it is made to carry out image display. That is, in the television set which reproduces digital broadcasting and DVD68 simultaneously, 13.5-MHz system clock CK generated from the digital broadcasting wave can be used for reproduction of DCD68 as it is, and hardware scales can be reduced substantially. This invention is not limited to the above-mentioned embodiment, in the range which does not deviate from that gist in this outside, can change variously and can be carried out.

0043

Brief Description of the Drawings

Drawing 1 The block lineblock diagram showing the embodiment of the image display device concerning this invention.

Drawing 2 The block lineblock diagram showing the details of the synchronous reproduction circuit in the embodiment.

Drawing 3 The block lineblock diagram showing an example of the image compositing circuit in the

embodiment.

Drawing 4 The block lineblock diagram showing other examples of the image compositing circuit in the embodiment.

Drawing 5 The block lineblock diagram showing other embodiments of this invention.

Drawing 6 The perspective view showing an example of the reproducing system of DVD.

Drawing 7 The perspective view showing other examples of the reproducing system of DVD.

Drawing 8 The block lineblock diagram showing the details of a DVD player.

Drawing 9 The front view shown in order to explain a multi picture display.

Description of Notations

11 -- **Television set**, -- A DVD player, 12 -- DVD, 13 -- A cable, 14 15 -- A disk controller, 16 -- Optical pick-up, 17 -- Data conversion circuit, 18 -- A program stream decoder, 19 -- An audio decoder, 20 -- MPEG2 decoder, 21 -- **Tuner**, -- An NTSC encoder, 22 -- An output terminal, 23 -- An antenna, 24 25 -- An NTSC decoder, 26 -- An image compositing circuit, 27 -- Synchronous reproduction circuit, 28 -- DVD, 29 -- A disk controller, 30 -- Optical pick-up, 31 -- A data conversion circuit, 32 -- A program stream decoder, 33 -- MPEG2 decoder, 34 -- **Output terminal**, -- A system controller, 35 -- A monitor, 36 -- VCO, 37 38 -- **Loop filter**, -- A counter, 39 -- A phase comparison circuit, 40 -- An input terminal, 41 42 -- **A memory, 46 / -- Controller**, -- An input terminal, 43 -- A memory, 44 -- An input terminal, 45 47 -- **An input terminal, 51 / -- A switching circuit, 52 / -- An input terminal, 53 / -- A changeover switch, 54 / -- A memory, 55 / -- An input terminal, 56 / -- A controller, 57 / -- An output terminal, 58 / - - An antenna, 59 / -- A tuner, 60 / -- Demodulator circuit**, -- An input terminal, 48 -- A changeover switch, 49 -- An output terminal, 50 61 -- A transport stream decoder, 62 -- A changeover switch, 63 -- Audio decoder, 64 -- A loudspeaker, 65 -- An MPEG2 decoder, 66 -- Clock reproduction circuit, 67 -- **Optical pick-up, 71 / -- A data conversion circuit, 72 / -- A program stream decoder, 73 / -- An MPEG2 decoder, 74 / -- Monitor**. -- An image compositing circuit, 68 -- DVD, 69 -- A disk controller, 70

Drawing 1

For drawings please refer to the original document.

Drawing 2

For drawings please refer to the original document.

Drawing 3

For drawings please refer to the original document.

Drawing 4

For drawings please refer to the original document.

Drawing 5

For drawings please refer to the original document.

Drawing 6

For drawings please refer to the original document.

Drawing 7

For drawings please refer to the original document.

Drawing 8

For drawings please refer to the original document.

Drawing 9

For drawings please refer to the original document.

For drawings please refer to the original document.

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平9-163261

(43) 公開日 平成9年(1997)6月20日

(51) Int.Cl. ⁹	識別記号	庁内整理番号	F I	技術表示箇所
H 0 4 N	5/45		H 0 4 N	5/45
	5/93			5/93
				Z

審査請求 未請求 請求項の数3 O L (全7頁)

(21) 出願番号 特願平7-324545

(22) 出願日 平成7年(1995)12月13日

(71) 出願人 000003078

株式会社東芝

神奈川県川崎市幸区堀川町72番地

(71) 出願人 000221029

東芝エー・ピー・イー株式会社

東京都港区新橋3丁目3番9号

(72) 発明者 安木 成次郎

神奈川県横浜市磯子区新杉田町8番地 株

式会社東芝マルチメディア技術研究所内

(72) 発明者 海瀬 哲也

東京都港区新橋3丁目3番9号 東芝エ

ー・ピー・イー株式会社内


(74) 代理人 弁理士 鈴江 武彦

(54) 【発明の名称】 画像表示装置

(57) 【要約】

【課題】この発明は、簡易な構成で画質の劣化を招くことなく、しかも容易な制御で多画面表示を行ない得る画像表示装置を提供するものである。

【解決手段】第1の画像信号に含まれる同期信号Hから生成される第1のクロックCKに基づいて第1の画像信号にデコード処理を施す第1のデコード手段25と、第1の画像信号に含まれる同期信号Hと同じ周波数の同期信号Hを含む第2の画像信号に、第1のクロックCKとは異なる周波数の第2のクロックCKに基づいてデコード処理を施す第2のデコード手段33と、この第2のデコード手段33で使用される第2のクロックCKを、第1の画像信号に含まれる同期信号Hに位相同期させる同期手段27と、第1及び第2のデコード手段25、33から出力される各信号を同期信号Hに基づくタイミングで合成することにより、多画面表示用の信号を生成する画像合成手段26とを備えている。



【特許請求の範囲】

【請求項1】 第1の画像信号に含まれる同期信号に基づいて第1のシステムクロックを生成し、この第1のシステムクロックに基づいて前記第1の画像信号にデコード処理を施す第1のデコード手段と、前記第1の画像信号に含まれる同期信号と同じ周波数の同期信号を含む第2の画像信号を入力し、前記第1のシステムクロックとは異なる周波数の第2のシステムクロックに基づいて、前記第2の画像信号にデコード処理を施す第2のデコード手段と、この第2のデコード手段で使用される第2のシステムクロックを、前記第1の画像信号に含まれる同期信号に位相同期させる同期手段と、前記第1及び第2のデコード手段から出力される各信号を前記同期信号に基づくタイミングで合成することにより、多画面表示用の信号を生成する画像合成手段とを具備してなることを特徴とする画像表示装置。

【請求項2】 前記同期手段は、前記第2のシステムクロックを水平同期信号に位相同期させることを特徴とする請求項1記載の画像表示装置。

【請求項3】 前記第1のシステムクロックは前記水平同期信号の910倍の周波数を有し、前記第2のシステムクロックは前記水平同期信号の858倍の周波数を有することを特徴とする請求項2記載の画像表示装置。

【発明の詳細な説明】**【0001】**

【発明の属する技術分野】この発明は、例えばNTSC (National Television System Committee) 方式で伝送された画像信号と、DVD (Digital Video Disc) から読み取った画像信号とを、同一画面上に多画面表示するための画像表示装置に関する。

【0002】

【従来の技術】周知のように、近年では、デジタル信号の処理技術や半導体技術の進歩に基づいて、デジタル化された動画像信号に圧縮処理を施して光ディスクに高密度記録するようにした、いわゆるDVDと称される記録媒体を用いた記録再生システムが開発されてきている。このDVDは、現状のCD (Compact Disc) と同径のディスクに、片面5ギガバイトものデジタルデータを収容可能とした大容量記録媒体であり、今後の発展が大いに期待されているものである。

【0003】図6は、このDVDの再生システムを示している。すなわち、図中符号11で示すDVDプレーヤ11は、水平方向に出入自在に設けられるトレイ11aを介してDVD12を装着し、その再生を行ない、得られた画像データをNTSC方式の画像信号に変換している。そして、このDVDプレーヤ11から出力されたNTSC方式の画像信号が、ケーブル13を介して標準方式のテレビジョン受信機14に供給されることにより、画像表示されるようになる。

【0004】なお、このDVD12の再生システムとし

ては、図7に示すように、DVDプレーヤ11の部分をテレビジョン受信機14に内蔵させるタイプのものも考えられている。このようにすれば、DVDプレーヤ11の部分とテレビジョン受信機14とで、ハードウェアの一部を共有することができるようになるため、構成上及び経済上有利にすることができる。

【0005】図8は、このDVDプレーヤ11の詳細を示している。すなわち、DVD12は、ディスクコントローラ15の制御に基づいて回転駆動された状態で、光学式ピックアップ16を介して、その記録されたデジタル画像データが読み取られる。この光学式ピックアップ16で読み取られたデジタル画像データは、データ変換回路17に供給されて所定のフォーマットのデジタルストリーム信号に変換された後、プログラムストリームデコーダ18に供給される。

【0006】このプログラムストリームデコーダ18は、入力されたストリーム中に時分割多重された音声成分と画像成分とを分離し、音声成分を音声デコーダ19に出力し、画像成分をMPEG (Moving Picture Image Coding Experts Group) 2デコーダ20に出力している。そして、この音声デコーダ18及びMPEG2デコーダ20でデコード処理が施された音声データ及び画像データは、NTSCエンコーダ21に供給されてエンコード処理が施されることにより、NTSC方式の画像信号に変換され、出力端子22を介して上記ケーブル13に送出される。

【0007】ところで、上記のようなDVD12の再生システムでは、DVD12から読み取ったデータに対して、音声デコーダ19やMPEG2デコーダ20によりデコード処理が施され、NTSCエンコーダ21でエンコード処理が施された後、テレビジョン受信機14内でNTSCデコード処理が施されるというように、デコード処理とエンコード処理とが繰り返されるので、画質の劣化を招くとともに、構成上も不利になるという不都合がある。

【0008】また、上記テレビジョン受信機14としては、DVDプレーヤ11から出力された画像信号を表示するためだけに用いられることはなく、通常に標準 (NTSC) 方式で放送されている画像信号を受信して画像表示するためにも用いられることは当然である。すなわち、このテレビジョン受信機14には、DVDプレーヤ11から出力される画像信号と、受信された画像信号とが共に供給されることになる。

【0009】すると、当然のことながら、図9に示すように、DVDプレーヤ11から出力される画像信号と受信された画像信号とを合成し、例えば、DVDプレーヤ11から出力される画像信号を親画面Aとして表示し、受信された画像信号を小画面Bとして表示するように、またはその逆に表示するように、テレビジョン受信機14に多画面表示を行なわせることが要求されるようにな

る。

【0010】しかしながら、DVD12から読み取られた画像信号をデコード処理した信号と、受信されたNTSC方式の画像信号をデコード処理した信号とを合成して同時に多画面表示するには、それぞれの画像に適應した画像の合成回路が必要となり、複雑な制御を行なう必要があるという問題が生じている。

【0011】例えば、NTSC方式の画像信号をデコード処理するためには、通常、色副搬送波周波数 f_{sc} の4倍の周波数 $4f_{sc}=14.3\text{MHz}$ を有するクロックが用いられるが、DVD12から読み取られた画像信号をデコード処理するためには、 13.5MHz の周波数を有するクロックが用いられる。このため、両方の画像信号を合成するには、複雑な制御が必要になる。

【0012】

【発明が解決しようとする課題】以上のように、従来のDVDの再生システムでは、DVDから読み取ったデータにデコード処理とエンコード処理とを繰り返しているため画質の劣化を招くとともに、DVDから読み取った信号をデコード処理した画像信号と、受信されたNTSC方式の画像信号をデコード処理した信号とを合成して同時に多画面表示するには、複雑な制御を行なう必要があるという問題を有している。

【0013】そこで、この発明は上記事情を考慮してなされたもので、簡易な構成で画質の劣化を招くことなく、しかも容易な制御で多画面表示を行ない得る極めて良好な画像表示装置を提供することを目的とする。

【0014】

【課題を解決するための手段】この発明に係る画像表示装置は、第1の画像信号に含まれる同期信号に基づいて第1のシステムクロックを生成し、この第1のシステムクロックに基づいて第1の画像信号にデコード処理を施す第1のデコード手段と、第1の画像信号に含まれる同期信号と同じ周波数の同期信号を含む第2の画像信号を入力し、第1のシステムクロックとは異なる周波数の第2のシステムクロックに基づいて、第2の画像信号にデコード処理を施す第2のデコード手段と、この第2のデコード手段で使用される第2のシステムクロックを、第1の画像信号に含まれる同期信号に位相同期させる同期手段と、第1及び第2のデコード手段から出力される各信号を同期信号に基づくタイミングで合成することにより、多画面表示用の信号を生成する画像合成手段とを備えるようにしたものである。

【0015】上記のような構成によれば、第2のデコード手段で使用される第2のシステムクロックを、第1の画像信号に含まれる同期信号に位相同期させるようにしたので、簡易な構成で画質の劣化を招くことなく、しかも容易な制御で多画面表示を行なうことができるようになる。

【0016】

【発明の実施の形態】以下、この発明の実施の形態について図面を参照して詳細に説明する。図1において、アンテナ23で受信されたテレビジョン放送波は、チューナ24に供給されて所望のチャンネルが選局されることにより、NTSC方式のベースバンド信号として取り出される。このチューナ24から出力されるベースバンド信号は、NTSCデコーダ25に供給されてデコード処理が施されることにより、画像信号に変換される。

【0017】この場合、NTSCデコーダ25では、入力されたベースバンド信号のカラーバースト成分から色副搬送波 f_{sc} を再生し、その4倍の周波数 $4f_{sc}=14.3\text{MHz}$ を有するシステムクロックCKを生成して、ベースバンド信号のデコード処理を実行している。また、このNTSCデコーダ25は、入力されたベースバンド信号から、水平同期信号Hと垂直同期信号Vとを再生することも同時に行なっている。そして、このNTSCデコーダ25で再生された画像信号、水平同期信号H、垂直同期信号V及びシステムクロックCKは、共に画像合成回路26に供給されている。

【0018】また、上記NTSCデコーダ25で再生された水平同期信号H及び垂直同期信号Vは、同期再生回路27に供給される。この同期再生回路27は、入力された水平同期信号H及び垂直同期信号Vに位相が同期した、DVD28から読み取られるデジタル画像データにデコード処理を施すために必要な 13.5MHz の周波数を有するシステムクロックCKを生成している。

【0019】一方、このDVD28は、ディスクコントローラ29の制御に基づいて回転駆動された状態で、光学式ピックアップ30を介して、その記録されたデジタル画像データが読み取られる。この光学式ピックアップ30で読み取られたデジタル画像データは、データ変換回路31に供給されて、所定のフォーマットのデジタルストリーム信号に変換された後、プログラムストリームデコーダ32に供給される。

【0020】このプログラムストリームデコーダ32は、上記同期再生回路27で生成された 13.5MHz のシステムクロックCKに基づいて、入力されたストリーム中に時分割多重された音声成分と画像成分とを分離している。なお、図1では、画像成分についてのみ示しており、音声成分については省略している。そして、プログラムストリームデコーダ32から出力された画像成分は、MPEG2デコーダ33に供給され、上記同期再生回路27で生成された 13.5MHz のシステムクロックCKに基づいて復号化処理が施されることにより、画像信号に変換される。

【0021】このため、MPEG2デコーダ33から出力される画像信号は、NTSCデコーダ25から出力される画像信号の水平同期信号Hに位相同期したものとなる。つまり、DVD28は、ディスクコントローラ29や、MPEG2デコーダ33に内蔵された図示しないF

I F O (First In First Out) によって制御されることにより、記録された画像が復元される。

【0022】そこで、NTSCデコーダ25から出力される画像信号の水平同期信号Hに位相同期した13.5MHzのシステムクロックCKで、ディスクコントローラ29やMPEG2デコーダ33を動作させることにより、ハードウェア等を追加することなく、DVD28の再生を行なうことができる。

【0023】また、このMPEG2デコーダ33では、入力された画像成分から水平同期信号Hと垂直同期信号Vとを再生することも同時に行なっている。そして、このMPEG2デコーダ33で再生された画像信号、水平同期信号H及び垂直同期信号Vと、同期再生回路27で生成されたシステムクロックCKとは、共に画像合成回路26に供給されている。

【0024】なお、上記データ変換回路31、プログラムストリームデコーダ32及びMPEG2デコーダ33は、システムコントローラ34によって、その動作が制御されている。そして、上記画像合成回路26は、NTSCデコーダ25から出力された画像信号と、MPEG2デコーダ33から出力された画像信号とを合成し、モニタ35に出力している。

【0025】図2は、上記同期再生回路27の詳細を示している。すなわち、VCO (Voltage Controlled Oscillator) 36から出力される13.5MHzのシステムクロックCKは、出力端子37を介して上記プログラムストリームデコーダ32及びMPEG2デコーダ33に出力されるとともに、カウンタ38に供給されて水平同期信号Hの周波数まで分周される。

【0026】このカウンタ38で分周されたシステムクロックCKは、位相比較回路39に供給されて、入力端子40に供給された水平同期信号Hと位相比較され、その位相誤差成分がループフィルタ41に出力される。そして、このループフィルタ41が、入力された位相誤差成分に対応した直流電圧を発生して、上記VCO36の発振周波数を制御することにより、水平同期信号Hに位相同期した13.5MHzのシステムクロックCKが得られるようになる。

【0027】上記した同期再生回路27では、NTSCデコーダ25から得られる水平同期信号Hを用いて、13.5MHzのシステムクロックCKの位相同期をとるようにしたが、これは例えば色副搬送波 f_{sc} を用いても可能となる。この場合、NTSCデコーダ25で生成される14.3MHzのシステムクロックCKは、水平同期信号Hの周波数 F_h の910倍に等しく、MPEG2デコーダ33で使用される13.5MHzのシステムクロックCKは、水平同期信号Hの周波数 F_h の858倍に等しくなっているので、NTSCデコーダ25で生成された14.3MHzのシステムクロックCKを910分周した信号と、MPEG2デコーダ33で使用される

13.5MHzのシステムクロックCKを858分周して信号とを位相比較することで、位相同期をとることができる。

【0028】次に、図3は、上記画像合成回路26の一例を示している。この図3に示される画像合成回路26は、NTSCデコーダ25から出力される画像信号と、MPEG2デコーダ33から出力される画像信号とを、それぞれ水平方向に圧縮し、同一画面上を水平方向に2等分した各領域にそれぞれ表示させる場合の画像合成手段を示している。

【0029】すなわち、NTSCデコーダ25から出力される画像信号は、入力端子42を介してメモリ43に書き込まれる。また、MPEG2デコーダ33から出力される画像信号は、入力端子44を介してメモリ45に書き込まれる。これらメモリ43、45は、いずれも画像信号の水平方向画素数分のデータ量を記憶する容量を有し、コントローラ46から出力されるタイミング信号に基づいて、画像信号の書き込みや読み出しが行なわれる。

【0030】このコントローラ46は、入力端子47に供給される水平同期信号Hに基づいて、上記タイミング信号を生成している。入力端子42に供給される画像信号のシステムクロックCKの周波数は14.3MHzであり、入力端子44に供給される画像信号のシステムクロックCKの周波数は13.5MHzであるが、両システムクロックCKはそれぞれ位相同期しているため、水平同期信号Hの相対位相関係は常に一定となっている。このため、メモリ43、45において、水平同期信号Hのタイミングで書き込みを行ない、同一の水平同期信号Hのタイミングで読み出しを行なうことにより、両画像を合成することができる。

【0031】そして、両メモリ43、45から読み出された画像信号は、コントローラ46によって制御される切替スイッチ48によって選択的に出力端子49に取り出され、前記モニタ35に出力される。この場合、両メモリ43、45からの読み出しタイミングが同期しているため、切替スイッチ48を介して出力端子49に導かれる画像信号は、水平方向に2つの画像信号が合成されたものとなり、NTSCデコーダ25から出力される画像信号と、MPEG2デコーダ33から出力される画像信号とが、モニタ35の画面を水平方向に2等分した各領域にそれぞれ表示されるようになる。

【0032】また、図4は、上記画像合成回路26の他の例を示している。この図4に示される画像合成回路26は、NTSCデコーダ25から出力される画像信号をモニタ35に親画面として表示し、この親画面中にMPEG2デコーダ33から出力される画像信号を小画面として表示するか、またはその逆の表示を行なわせる場合の画像合成手段を示している。

【0033】すなわち、NTSCデコーダ25から出力

される画像信号は、入力端子50を介してスイッチ回路51に供給される。また、MPEG2デコーダ33から出力される画像信号は、入力端子52を介してスイッチ回路51に供給される。このスイッチ回路51は、入力端子50に供給された画像信号を切替スイッチ53に直接導くとともに、入力端子52に供給された画像信号をメモリ54を介して切替スイッチ53に導く第1の切替状態と、入力端子52に供給された画像信号を切替スイッチ53に直接導くとともに、入力端子50に供給された画像信号をメモリ54を介して切替スイッチ53に導く第2の切替状態とに制御される。

【0034】そして、このようなスイッチ回路51の切り替えや、切替スイッチ53の切り替え及びメモリ54の書き込み読み出し動作等は、入力端子55に供給される水平同期信号Hに基づいて駆動されるコントローラ56によって制御されている。このため、入力端子50に供給された画像信号を親画面とし入力端子52に供給された画像信号を小画面とするように画像信号を合成したり、入力端子52に供給された画像信号を親画面とし入力端子50に供給された画像信号を小画面とするように画像信号を合成して、出力端子57からモニタ35に出力することができる。

【0035】本来、非同期の画像を合成する場合には、それぞれの画像の同期の相対関係を考慮して制御を切り替える必要があったが、以上のように、予めそれぞれの画像をデコードする処理部のシステムクロックCKを位相同期させておくことにより、非常に簡単な構成で画像の合成を行なうことができる。

【0036】このようにパッケージを媒体としたメディアとは別に、今後は、現在の放送とは別にデジタル信号を直接放送波で伝送しようとするデジタル放送が検討されている。このデジタル放送では、圧縮された画像を複数のチャンネルの圧縮された画像とともに時分割多重することで、多数のチャンネルを一度に伝送することが可能となる。そして、以上のように検討されているデジタル放送デコーダと、DVDプレーヤとは、構成に共通な部分が多く、前述したようにDVDプレーヤ内蔵のテレビジョン受信機は、デジタル放送も受信することのできるテレビジョン受信機とすることでハードウェア規模を大幅に削減することができる。

【0037】図5は、このようなデジタル放送の受信とDVDの再生とを両方行なうことのできるテレビジョン受信機を示している。すなわち、アンテナ58で受信されたデジタル放送波は、チューナ59に供給されてベースバンド信号に変換される。このチューナ59から出力されるベースバンド信号には、通常QPSK (Quadrature Phase Shift Keying) 等の変調が施されているため、復調回路60により多値信号から2値信号に変換している。

【0038】そして、復調回路60で2値信号に変換さ

れたデジタル信号は、複数のチャンネルが多重されているため、トランスポートストリームデコーダ61により所定チャンネルの信号が抽出された後、画像成分と音声成分とに分離される。このうち、音声成分は、切替スイッチ62を介して音声デコーダ63に供給されデコード処理が施された後、スピーカ64によって音声再生に供給される。

【0039】また、上記画像成分は、MPEG2デコーダ65及びクロック再生回路66にそれぞれ供給される。クロック再生回路66は、入力された画像成分のデコード処理に必要な13.5MHzのシステムクロックCKを生成している。そして、MPEG2デコーダ65は、入力された画像成分にシステムクロックCKに基づいたデコード処理を施すことにより、画像信号、水平同期信号H及び垂直同期信号Vをそれぞれ生成して、画像合成回路67に出力している。なお、クロック再生回路66から出力されるシステムクロックCKも、画像合成回路67に供給されている。

【0040】一方、符号68はDVDであり、ディスクコントローラ69の制御に基づいて回転駆動された状態で、光学式ピックアップ70を介して、その記録されたデジタル画像データが読み取られる。この光学式ピックアップ70で読み取られたデジタル画像データは、データ変換回路71に供給されて、所定のフォーマットのデジタルストリーム信号に変換された後、プログラムストリームデコーダ72に供給される。

【0041】このプログラムストリームデコーダ72は、上記クロック再生回路66で生成された13.5MHzのシステムクロックCKに基づいて、入力されたストリーム中に時分割多重された音声成分と画像成分とを分離している。このうち、音声成分は、上記切替スイッチ62を介して音声デコーダ63に供給され、音声再生に供給される。また、画像成分は、MPEG2デコーダ73に供給され、上記クロック再生回路66で生成された13.5MHzのシステムクロックCKに基づいて復号化処理が施されることにより、画像信号、水平同期信号H及び垂直同期信号Vがそれぞれ生成され、画像合成回路67に出力される。

【0042】そして、上記画像合成回路67は、MPEG2デコーダ65、73から出力された各画像信号を多画面表示用に合成し、モニタ74に出力して画像表示させるようにしている。すなわち、デジタル放送とDVD68とを同時に再生するテレビジョン受信機では、デジタル放送波から生成された13.5MHzのシステムクロックCKをそのままDCD68の再生に用いることができ、ハードウェア規模を大幅に削減することができる。なお、この発明は上記した実施の形態に限定されるものではなく、この外その要旨を逸脱しない範囲で種々変形して実施することができる。

【0043】

【発明の効果】以上詳述したようにこの発明によれば、簡易な構成で画質の劣化を招くことなく、しかも容易な制御で多画面表示を行ない得る極めて良好な画像表示装置を提供することができる。

【図面の簡単な説明】

【図1】この発明に係る画像表示装置の実施の形態を示すブロック構成図。

【図2】同実施の形態における同期再生回路の詳細を示すブロック構成図。

【図3】同実施の形態における画像合成回路の一例を示すブロック構成図。

【図4】同実施の形態における画像合成回路の他の例を示すブロック構成図。

【図5】この発明の他の実施の形態を示すブロック構成図。

【図6】DVDの再生システムの一例を示す斜視図。

【図7】DVDの再生システムの他の例を示す斜視図。

【図8】DVDプレーヤの詳細を示すブロック構成図。


【図9】多画面表示を説明するために示す正面図。

【符号の説明】


11…DVDプレーヤ、12…DVD、13…ケーブル、14…テレビジョン受信機、15…ディスクコントローラ、16…光学式ピックアップ、17…データ変換回路、18…プログラムストリームデコーダ、19…音

声デコーダ、20…MPEG2デコーダ、21…NTSCエンコーダ、22…出力端子、23…アンテナ、24…チューナ、25…NTSCデコーダ、26…画像合成回路、27…同期再生回路、28…DVD、29…ディスクコントローラ、30…光学式ピックアップ、31…データ変換回路、32…プログラムストリームデコーダ、33…MPEG2デコーダ、34…システムコントローラ、35…モニタ、36…VCO、37…出力端子、38…カウンタ、39…位相比較回路、40…入力端子、41…ループフィルタ、42…入力端子、43…メモリ、44…入力端子、45…メモリ、46…コントローラ、47…入力端子、48…切替スイッチ、49…出力端子、50…入力端子、51…スイッチ回路、52…入力端子、53…切替スイッチ、54…メモリ、55…入力端子、56…コントローラ、57…出力端子、58…アンテナ、59…チューナ、60…復調回路、61…トランスポートストリームデコーダ、62…切替スイッチ、63…音声デコーダ、64…スピーカ、65…MPEG2デコーダ、66…クロック再生回路、67…画像合成回路、68…DVD、69…ディスクコントローラ、70…光学式ピックアップ、71…データ変換回路、72…プログラムストリームデコーダ、73…MPEG2デコーダ、74…モニタ。


【図1】




【図2】




【図3】




【図4】




【図6】




【図7】



【図5】



【図8】



【図9】

